Course Title: EGR 210 Digital Logic Design

Date: May 1, 2019

Course Team: Ed Sigler

Expected Learning Outcomes (Lecture and Lab)

1. Apply knowledge of mathematics, science, and engineering.
2. Apply Boolean algebra techniques to digital circuit analysis.
3. Use the techniques, skills, and modern engineering tools necessary for successful practice.
4. Design and conduct experiments and interpret analysis results.

Assessment

The assessment for the course common mid-term and final exams administered to all sections of EGR 208. The problem types and complexity are maintained as constant as possible across semesters to track per class variations. Students are assessed on the following capabilities:

1. Learn and apply Boolean Algebra to logic circuits
2. Analyze and design combinational logic circuits
3. Analyze and design logic circuits with encoders, decoders, multiplexors, etc.
4. Investigate Latches and Flip-Flops
5. Analyze and design register and synchronous sequential logic circuits.
6. Investigate Programmable Logic Devices (PLDs) and Programmable Logic Arrays (PLAs)
7. Laboratory experiments in basic, combinational and sequential logic circuits

Validation

Learning outcomes are assessed through homework problems, exams, lab experiments and lab exams (including individual practicals). Common questions for each exam are given to each section of the course. Data collected from these exams will be used to identify areas of weakness and to adjust instruction accordingly.

Results

FA 2017

FA 2017 is the first run of EGR 210 at HCC. Significant time and energy were devoted to development of lab activities that would complement and emphasize material covered in lectures. The labs are structured for materials to be covered in lecture prior to coverage as part of lab experiments.

The expected learning outcomes were met via instruction and validation via in-class assignments, exams, lab reports and lab exams. The initial class size was 4 students. No deficiencies were noted in coverage or student learning.
Course lecture material, examples and homework were further refined. Labs were also refined to support lab time periods. The expected learning outcomes were met via instruction and validation via in-class assignments, exams, lab reports and lab exams. Class size was 3 students. No deficiencies were noted in coverage or student learning.

**Major Findings**

**Fall 2017:**

- Student performance on exams was above that expected -- likely due to more individualized instruction with a class size of 4.

**Fall 2018:**

- Student performance on exams was above that expected -- likely due to more individualized instruction with a class size of 3. Students that took the course are good performers in other technical courses.

**Follow-up**

The course will be adjusted to reflect the degree of difficulty for material. Resistive network coverage will be shortened to allow for deeper coverage of RCL circuit response, phasors, transformers and filter responses.

**Budget Justification**

No additional budget is required for this class.
<table>
<thead>
<tr>
<th>Course: EGR 210</th>
<th>SLOA Data</th>
<th>Faculty Team: E. Sigler</th>
</tr>
</thead>
<tbody>
<tr>
<td># Active students</td>
<td>4</td>
<td>N/A</td>
</tr>
<tr>
<td>%W</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td><strong># walk-away Fs</strong></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>No final exam/grade = F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>% Success (A,B,C)</td>
<td>100%</td>
<td>100</td>
</tr>
<tr>
<td>Common Comprehensive Final Exam Score Average</td>
<td>77.1%</td>
<td>85.0%</td>
</tr>
<tr>
<td>Mean course grade</td>
<td>3.5**</td>
<td>4.0</td>
</tr>
<tr>
<td>Item Analysis Weakest Content Areas</td>
<td>Sum of Product to Product of Sums conversions</td>
<td>None Identified</td>
</tr>
</tbody>
</table>

*% Walk-away Fs = Did not take the final exam and received a grade of F.

** FA 2017 was the initial course offering with 4 students